

No.3802A

LC7233

# Single-chip PLL and Microcontroller with LCD Driver

## **OVERVIEW**

The LC7233 is a single-chip microcontroller that incorporates a phase-locked loop (PLL), which can operate up to 150 MHz, and a liquid-crystal display (LCD) driver, making it ideal for digital tuners. It has a large number of input/output ports and a frequency measurement circuit.


The LC7233 features on-chip RAM and ROM, a programmable high-speed divider, a 6-bit analog-to-digital converter and a low-voltage detection reset circuit.

The LC7233 operates from a single 5 V supply and is available in 64-pin QIPs.

## **FEATURES**

- · 150 MHz phase-locked loop
- LCD driver
- 6-bit analog-to-digital converter
- Two 8-bit PWM digital-to-analog converters
- Two 4-bit input ports
- Two 4-bit input/output ports
- 6-bit keypad matrix scan output
- 2-bit open-drain high-voltage output
- 23 mask-selectable output drivers
- 20-bit universal counter
- 4096 × 16-bit program ROM (000H to FFEH user-addressable memory)
- $256 \times 4$ -bit data RAM
- Low-voltage detection reset circuit
- · Programmable high-speed divider
- Single-word instructions
- Four-level stack
- PLL-unlocked flip-flop
- Timer flip-flop
- · Programmable watchdog interrupt address
- Standby mode
- CPU operates down to 3.5 V, with data retention down to 1.3 V.
- Single 5 V supply
- 64-pin QIP


#### **PINOUT**



## PACKAGE DIMENSIONS


Unit: mm

#### 3159-QIP64E



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

## **BLOCK DIAGRAM**



# PIN DESCRIPTION

Number	Name	Equivalent circuit	Description
1	XIN	XIN 💂	Crystal oscillator connections
64	XOUT .	XOUT -	Strystal oscillator confections
2	TEST2	<u> </u>	
63	TEST1		Test pins
3 to 6	PG3 to PG0	BACKUP	Input port G
7, 8	PH1, PH0	BACKUP	Output port H
9 to 12	PF3 to PF0	BACKUP	Input/output port F
13 to 16	PE3 to PE0		Input/output port E
17, 18	PC1, PC0		Output port C
19 to 22	PB3 to PB0	BACKUP	Output port B
23 to 26	PA3 to PA0	BACKUP  Mask option	Input port A

Number	Name	Equivalent circuit	Description
27 to 49	S23 to S1	BACKUP	LCD segment outputs
50, 51	COM2, COM1	BACKUP	LCD common driver outputs
52	HOLD		Hold-mode control input
55	SNS	Ī	Power-fail detect
53	ADI	ref HOLO, PLLSTOP controlled	A/D converter input
54	HCTR	HOLD, PLLSTOP controlled	Universal counter input
56	VDD		5 V supply
57	FMIN		FM VCO input
58	AMIN	HOLD, PLLSTOP controlled	AM VCO input
59	VSS		Ground

Number	Name	Equivalent circuit	Description
60	EO		Phase comparator output
61	AIN	AIN	Analog input
62	AOUT	AOUT #	Analog output

# **SPECIFICATIONS**

# **Absolute Maximum Ratings**

Parameter ·	Symbol	Rating	Unit
Supply voltage range	V <sub>DD</sub> max	-0.3 to 6.5	V
Port G, HOLD, ADI and SNS input voltage range	V <sub>IN1</sub>	-0.3 to 13	٧
Input voltage range (other inputs)	V <sub>IN2</sub>	$-0.3$ to $V_{DD} + 0.3$	٧
Port H and AOUT output voltage range	V <sub>out1</sub>	→0.3 to 15	V
Output voltage range (all other outputs)	V <sub>OUT2</sub>	$-0.3$ to $V_{DO}$ + 0.3	٧
Port H output current range	I <sub>OUT1</sub>	0 to 5	mA
Ports E and F output current range	I <sub>OUT2</sub>	0 to 3	mA
Ports B and C output current range	Гоитз	0 to 1	mA
AOUT output current range	lour4	0 to 2	mA
Power dissipation	Po	400	mW
Operating temperature range	Topr	-40 to 85	deg. C
Storage temperature range	T <sub>stg</sub>	-45 to 125	deg. C

# **Recommended Operating Conditions**

 $T_a = 25 \text{ deg. } C$ 

Parameter	Symbol	Rating	Unit
Supply voltage	V <sub>DO</sub>	5	٧
Supply voltage range (PLL and CPU)	V <sub>DD1</sub>	4.5 to 5.5	٧
Supply voltage range (CPU)	V <sub>DD2</sub>	3.5 to 5.5	V
Supply voltage range for data retention	V <sub>DD3</sub>	1.3 to 5.5	٧

# **Electrical Characteristics**

 $V_{DD}$  = 3.5 to 5.5 V,  $T_a$  = -40 to 85 deg. C unless otherwise noted


Damanaka				Rating	•	112
Parameter	Symbol	Condition	min	typ	тах	Unit
Port G HIGH-level input voltage	V <sub>IH1</sub>		0.7V <sub>DD</sub>	_	8.0	٧
SNS HIGH-level input voltage	V <sub>IH2</sub>		2.5	-	8.0	V
Port A HIGH-level input voltage	VIH3	·	0.6V <sub>DD</sub>	-	V <sub>DD</sub>	٧
Ports E and F HIGH-level input voltage	V <sub>IH4</sub>		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	٧
HOLD HIGH-level input voltage	V <sub>IH5</sub>		0.8V <sub>DD</sub>	_	8.0	٧
Port G LOW-level input voltage	V <sub>IL1</sub>		0		0.3V <sub>DD</sub>	٧
HOLD LOW-level input voltage	V <sub>IL2</sub>		0	-	0.4V <sub>DD</sub>	٧
SNS LOW-level input voltage	V <sub>IL3</sub>		0	_	1.3	٧
Port A LOW-level input voltage	V <sub>IL4</sub>		0	-	0.2V <sub>DD</sub>	٧
Ports E and F LOW-level input voltage	V <sub>IL5</sub>		0	_	0.3V <sub>DD</sub>	٧
XIN input frequency	f <sub>IN1</sub>	V <sub>IN</sub> = 0.5 to 1.5 V	4.0	4.5	5.0	MHz
FMIN input frequency		$V_{IN} = 0.1 \text{ to } 1.5 \text{ V},$ $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	10	-	130	Mila
Trains input nequency	fin2	$V_{IN} = 0.15 \text{ to } 1.5 \text{ V},$ $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	10	-	150	MHz
AMIN input frequency (low range)	fins	$V_{IN} = 0.1 \text{ to } 1.5 \text{ V},$ $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	0.5	-	10	MHz
AMIN input frequency (high range)	f <sub>IN4</sub>	$V_{IN} = 0.1$ to 1.5 V, $V_{DD} = 4.5$ to 5.5 V	2.0		40	MHz
HCTR input frequency	fins	$V_{IN} = 0.1$ to 1.5 V, $V_{DD} = 4.5$ to 5.5 V	0.4	_	12	MHz
XIN rms input amplitude	V <sub>IN1</sub>		0.5		1.5	٧
FMIN rms input amplitude	V <sub>IN2</sub>		0.1	-	1.5	٧
AMIN rms input amplitude	V <sub>IN3</sub>		0.1	_	1.5	٧
HCTR rms input amplitude	V <sub>IN4</sub>		0.1	-	1.5	٧
ADI input voltage range	V <sub>IN5</sub>		0	-	V <sub>DD</sub>	٧
SNS reject pulsewidth	P <sub>rej</sub>		, <u> </u>	_	50	μs
Standby threshold voltage	V <sub>DET</sub>		2.7	3.0	3.3	٧
HOLD, ADI, SNS and port G HIGH-level input current	l <sub>IH1</sub>	V <sub>IN</sub> = 5.5 V		-	3.0	μА
Ports A, E and F HIGH-level input current	l <sub>IH2</sub>	Ports E and F are high impedance, port A has no R <sub>PD</sub> , V <sub>IN</sub> = V <sub>DD</sub>	_		3.0	μΑ
XIN HIGH-level input current	I <sub>IH3</sub>	$V_{IN} = V_{DD} = 5.0 \text{ V}$	2	5	15	μА
FMIN, AMIN and HCTR HIGH-level input current	l <sub>lH4</sub>	$V_{IN} = V_{DD} = 5.0 \text{ V}$	4	10	30	μА
Port A HIGH-level input current	l <sub>IH5</sub>	V <sub>IN</sub> = V <sub>DD</sub> = 5.0 V, port A has R <sub>PD</sub>	_	50	_	μΑ
AIN HIGH-level input current	I <sub>tH6</sub>	V <sub>IN</sub> = V <sub>DD</sub>		0.01	10.00	nA

Damenata	O	0-200		Rating		0.4
Parameter	Symbol	Condition	min	typ	max	Unit
HOLD, ADI, SNS and port G LOW-level input current	lil1	VIN = VSS	_	_	3.0	μА
Ports A, E and F LOW-level input current	l <sub>IL2</sub>	Ports E and F are high impedance, port A has no R <sub>PD</sub> , V <sub>IN</sub> = Vss	-	-	3.0	μА
XIN LOW-level input current	I <sub>(L3</sub>	V <sub>IN</sub> = V <sub>SS</sub>	2	5	15	μА
FMIN, AMIN and HCTR LOW-level input current	l <sub>IL4</sub>	VIN = VSS	4	10	30	μА
AIN LOW-level input current	l <sub>IL5</sub>	V <sub>IN</sub> = V <sub>SS</sub>	-	0.01	10.0	nA
Port A input voltage	V <sub>IF</sub>	Port A is high impedance	_	_	0.05V <sub>DD</sub>	v
Port A pull-down resistance	R <sub>PD</sub>	V <sub>DD</sub> = 5 V	75	100	200	kΩ
EO output leakage current	l <sub>OFFH1</sub>	Vo = VDD	_	0.01	10.0	nA
Ports B, C, E and F output leakage current	l <sub>OFFH2</sub>	$V_0 = V_{DD}$	-	-	3.0	μΑ
Port H output leakage current	l <sub>OFFH3</sub>	V <sub>0</sub> = 13 V	-	-	5.0	μА
AOUT output leakage current	loffH4	V <sub>0</sub> = 13 V	-	-	1.0	μА
EO output leakage current	I <sub>OFFL1</sub>	V <sub>0</sub> = V <sub>SS</sub>	_	0.01	10.0	nA
Ports B, C, E and F output leakage current	l <sub>OFFL2</sub>	Vo = Vss	-	-	3.0	μΑ
Ports B and C HIGH-level output voltage	V <sub>OH1</sub>	I <sub>0</sub> = 1 mA	V <sub>DD</sub> - 2.0	V <sub>DD</sub> - 1.0	V <sub>DD</sub> - 0.5	V
Ports E and F HIGH-level output voltage	V <sub>OH2</sub>	I <sub>O</sub> = 1 mA	V <sub>DD</sub> 1.0	-	-	٧
EO HIGH-level output voltage	V <sub>OH3</sub>	l <sub>0</sub> = 500 μA	V <sub>DD</sub> - 1.0	<del></del>	-	V
XOUT HIGH-level output voltage	V <sub>OH4</sub>	l <sub>0</sub> = 200 μA	V <sub>DD</sub> - 1.0	-	- !	V
S1 to S23 HIGH-level output voltage	V <sub>OH5</sub>	$t_0 = -0.1 \text{ mA}$	V <sub>DD</sub> - 1.0	-	-	٧
COM1 and COM2 HIGH-level output voltage	V <sub>OH6</sub>	l <sub>0</sub> = 25 μA	V <sub>00</sub> - 0.75	-	-	٧
Ports B and C LOW-level output voltage	V <sub>0L1</sub>	l <sub>0</sub> = 50 μA	0.5	1.0	2.0	V
Ports E and F LOW-level output voltage	V <sub>0L2</sub>	l <sub>0</sub> = 1 mA	-	-	1.0	V
EO LOW-level output voltage	V <sub>OL3</sub>	I <sub>0</sub> = 500 μA	_	- ,	1.0	٧
XOUT LOW-level output voltage	V <sub>OL4</sub>	l <sub>0</sub> = 200 μA	-	_	1.0	٧
S1 to S23 LOW-level output voltage	V <sub>OL5</sub>	l <sub>0</sub> = 0.1 mA	-	-	1.0	٧
AOUT LOW-level output voltage	Vols	i <sub>0</sub> = 5 mA, AIN = 1.3 V	. –	-	0.5	٧
COM1 and COM2 LOW-level output voltage	V <sub>OL7</sub>	l <sub>0</sub> = 25 μA	0.3	0.5	0.75	٧
Port H LOW-level output voltage	Vola	I <sub>O</sub> = 5 mA	0.75		2.0	٧
COM1 and COM2 mid-level output voltage	V <sub>M1</sub>	V <sub>DD</sub> = 5 V, I <sub>O</sub> = 20 μA	2.0	2.5	3.0	٧

Parameter	Cumbal	Condition		Rating		Unit
r al alliutui	Symbol	Condition	min	typ	max	Unii
A/D converter error	ε	V <sub>DD</sub> = 4.5 to 5.5 V	- 1/2	_	1/2	Isb
Supply current	I <sub>DD1</sub>	f <sub>in</sub> = 130 MHz, V <sub>DD</sub> = 4.5 to 5.5 V	_	15	20	mA
		PLL halted, t <sub>cyc</sub> = 2.67 μs	<del>-</del> .	1.5	_	
Hold-mode supply current	I <sub>DD2</sub>	PLL halted, t <sub>cyc</sub> = 13.33 μs, V <sub>DD</sub> = 3.5 to 5.5 V		1.0	_	mA
		PLL halted, $t_{cyc} = 40.00 \ \mu s$ , $V_{DD} = 3.5 \ to \ 5.5 \ V$	-	0.7	-	
Standby-mode supply current	lasa	$V_{DD}$ = 5.5 V, oscillator halted, $T_a$ = 25 deg. C	-	_	5	
Cumany mode Supply Current	I <sub>DD3</sub>	$V_{DO}$ = 2.5 V, oscillator halted, $T_a$ = 25 deg. C	-	-	1	μ <b>Α</b> !

## **Measurement Circuits**


## Hold mode



## Notes

- 1. Ports E and F are selected as output ports.
- 2. Ports A to H, S1 to S23, COM1 and COM2 are open.

## Standby mode



## Note

Ports A to H, S1 to S23, COM1 and COM2 are open.

## **FUNCTIONAL DESCRIPTION**

#### **LCD** Driver

The LC7233 can drive LCD segments. The LCP and LCD instructions transfer data to the LCD outputs. The LCD instruction transfers data directly to the LCD outputs. The LCP instruction converts data to 7-segment format before transfer to the outputs.

S1 to S23 are the driver outputs. The LCD frame rate is 100 Hz with a 50% duty cycle. After reset or power-up, a blank signal is present on all outputs. In standby mode, all outputs are LOW. They can be used as general-purpose outputs if the appropriate mask option is selected.

COM1 and COM2 are the LCD common driver outputs. Output drive is 50% duty with 50% bias. Upon reset or after power-up, the normal drive signals are present on these outputs. In standby mode, all outputs are LOW.

## Frequency Counter

Frequency measurement is performed at the HCTR input by the 20-bit universal counter. The input frequency range is 0.4 to 12 MHz, which is used for measuring AM and FM IF frequencies. Capacitive coupling should be used.

## Phase-locked Loop

The FMIN or AMIN input signal is divided down by a programmable divider, and then compared with the crystal frequency, which is also divided down using 14 selectable ratios. The phase difference between the two signals is measured using a phase detector and output on EO.

FMIN is the input pin for the FM VCO input signal. The input frequency range is 10 to 130 MHz. Capacitive coupling should be used.

AMIN is the AM VCO input. The bandwidth is adjustable in two ranges by using the PLL instruction—HIGH (2 to 40 MHz) for the SW band, and LOW (0.5 to 10 MHz), for the LW and MW bands. Capacitive coupling should be used.

#### input/Output Ports

#### Port A

This input port has a low switching threshold, which is used for keypad matrix inputs. Pull-down resistors for all pins are available as a mask option. Note that either all or none of the pins should have pull-down resistors. In standby mode, inputs are ignored.

#### Ports B and C

These output ports have unbalanced CMOS outputs which are used as keypad matrix scan outputs. Upon reset, outputs are set LOW, and in standby mode, outputs are high impedance. The outputs can be short-circuited.

#### Port E

The transfer direction of this input/output port is selected automatically under software control. When an input instruction (IN, TPT, or TPF) is executed, port E is configured for input operation, and an output instruction (OUT, SPB or RPB), for output operation. Upon reset, all pins become inputs. In standby mode, the output drivers are high impedance and the input signals are ignored. All bits should either be inputs or outputs.

#### Port F

The transfer direction of this input/output port is selected by the FPC instruction. Each pin of this port can be set independently to be an input or output. Upon reset, all pins become inputs. In standby mode, the output drivers are high impedance and the input signals are ignored.

#### Port G

This is an input port only. In standby mode, inputs are ignored.

#### Port H

These output ports are high-voltage, n-channel open-drain drivers, which are used for switching power supplies. Upon reset and in standby mode, outputs are high impedance. Port H can also be configured as the output of DACI and DAC2.

### A/D Converter

The A/D converter is a 6-bit successive approximation type. The conversion cycle time is 1.28 ms. Full-scale output data is 3FH for an input of  $V_{DD} \times (63/96)$ .

#### Power-fail Detection

When connected to the supply,  $\overline{SNS}$  is used as a power-fail detector.  $\overline{SNS}$  can also be used as a standard input port.

## **Crystal Oscillator**

The master crystal oscillator, which has a feedback resistor on-chip, requires only the connection of a 4.5 MHz crystal.

### Low-power Modes

#### Hold mode

When the hold-mode control pin, HOLD, is driven LOW and the HOLDEN (hold enable) flip-flop has previously been set by an SS instruction, the LC7233 enters hold mode.

 $\overline{HOLD}$  has a high-voltage input ( $V_{H}(max) = 8.0 \text{ V}$ ) which can be connected directly to the power supply.

## Standby mode

When the LC7233 is in hold mode and HOLD is LOW, standby mode can be set by the CKSTP instruction.

#### Test Pins

Two device test pins are provided—TEST1 and TEST2. These should either be tied to Vss or left open.

## INSTRUCTION SET

ADDR	Program memory address [12 bits]
b	Вогтом
В	Bank number [2 bits]
C	Carry
DH	Data memory address high-order bits (row address) [2 bits]
DL	Data memory address low-order bits (column address) [4 bits]
I	Immediate data [4 bits]
M	Data memory address
N	Bit position [4 bits]
Pn	Port number [4 bits]
r	General register (Bank 00H to 0FH)
Rn	Register number [4 bits]
()	Contents of register or memory
( )n	Contents of bit N of register or memory

		Instruction format	- format				
012	D12 D11 D1	10 D9 D8	07 06 05 04 03	25 01 28	Notation	Description	Skip condition
1			Add instructions				
0	0	0 DH	10	Æ	(v) + (v) → J	Adds the contents of M to the contents of r and stores the result in r	
0	0	- DH	Dr.	F.	$\Gamma \leftarrow (f) + (M)$ , skip if carry	Adds the contents of M to the contents of r and stores the result in r. Skips if a carry is generated	Carry
	+	но о	10	Rn	r ← (r) + (M) + C	Adds the contents of M to the contents of r and C and stores the result in r	
	<b>1</b> -	吾	DL	Æ	$\Gamma \leftarrow (I) + (M) + C$ , skip if carry	Adds the content of M to the contents of r and C and stores the result in r. Skips if a carry is generated	Camy
	0	Ha o	סר	_	M ← (M) + I	Adds the immediate data to the contents of M and stores the result in M	
	0 1	Ю.	טר	_	M ← (M) + I, skip if / carry	Adds the inmediate data to the contents of M and stores the result in M. Skips if a carry is generated	Camy
L	1 0	НО	. מר	_	$M \leftarrow (M) + 1 + C$	Adds the immediate data to the contents of M and C and stores the result in M	
	1	но	DL	-	$M \leftarrow \{M\} + I + C, \text{ skip } if \text{ carry}$	Adds the immediate data to the contents of M and C and stores the result in M. Skips if a carry is generated	Camy
			Subtract instructions				
	0 0	М	DL	Rn	r ← (r) – (M) skip if sarry	Subtracts the contents of M from the contents of r and stores the result in r	
-	0 1	8	DI	Rn	r <- (r) - (M), skip if	Subtracts the contents of M from the contents of r and stores the result in r. Skips if a borrow is generated	Ваггом
	1 0	HO OH	DL	Rn	g q − (W) − (1) → 1	Subtracts the contents of M from the contents of r with borrow and stores the result in r	
	1	NO.	10	Rn	r ← (r) – (M) – b, skip	Subtracts the contents of M from the contents of r with borrow and stores the result in r. Skips if a borrow is generated	Borrow
_	0	но	טר	-	M ← (M) - 1	Subtracts the immediate data from the contents of M and stores the result in M	
	0	40	DL	_	M ← (M) – I, skip if s borrow	Subtracts the immediate data from the contents of M and stores the result in M. Skips if a borrow is generated	Вогож
	-	- 1	ы	_	$M \leftarrow (M) - I - b$	Subtracts the immediate data from the contents of M with borrow and stores the result in M	

	9	Орегана								last	Instruction format	ımat									
Mnemonit	124	2nd	Operation	510	42	D13	210	150	8	8	22	07 06	8	5	8	8	5	В	Notation	Description	Strip comfitien
SIBS	M	-	Subtract I from M with borrow and skip if borrow	0	-	-	-	-		퓹			占			_		M (M) I	r) - I b, skip	Subtracts the immediate data from the confents of M with borrow and stores the result in M. Skips if a borrow is generated	Ваггож
												පී 	Compare	instructions	瓦						
SEO	<u>.</u>	. ≥	Skip if r equals M	0	0	0	0	0	-	吾	<u>-</u>		<b>5</b>			Æ		(r) - (M	- (M), skip if zero	Compares the contents of r and M and skips if they are equal	(y) = (1)
38	_	≅	Skip if r is greater than or equal to M	-	0	-	0	-	-	舌			DL			듄	_	- A (C) (C)	(M), skip if (M)	Compares the contents of r and M and skips if r is greater than or equal to M	(N) ≤ (n)
SEOI	Σ	_	Skip if M equals I		-	-	-	-	-	Ю			DI.			_		(M) 1,	- 1, skip if zero	Compares the immediate data to the contents of M and skips if they are equal	(M) - I = 0
SGEI	₹	-	Skip if M is greater than or equal to I	0	0	-	-	-	-	윰			<u> </u>			_		(M) - I,	- 1, skep if (M) ≥ l	Compares the contents of M with the immediate data and skips if M is greater than or equal to I	(M) ≥ I
								1			<u> </u>	Logic	Logic arithmetic	tic instru	instructions						
AND	Σ	_	AND I with M	0	-	-	-	•		舌			ద			-		(M) → M	1 · (	Calculates the logic-AND of the immediate data and the contents of M and stores the result in M	
뜡	≥	_	OR I With M	0	-	-		-	0	푱			ដ			_		M <- (M) + 1	) + 1	Calculates the logic-OR of the immediate data and the contents of M and stores the result in M	
ᅜ	ı	S	Exclusive-OR M with r	0	0	-	0	0	0	푬			70			Æ	_	(E) → 1	(r) oplus (M)	Calculates the logic-XOR of the contents of r and M, and stores the result in r	
									ĺ			PEG	E E	stare instructions	critions						
ΓD	ŗ	₽	Load M into r	-	•	0	-	•	0	품			占			듄		r ← (M)		Moves the contents of M to r	
ST	≨	_	Store r in M	-	0	o	0	0	-	H			D.			Rn	_	(ı) → M		Moves the contents of r to M	
MVRD	r	Σ	Move M to M addressed by Rn	-	0	0	0	1	0	- FO			DI.			뜐	_	[DH, Rn] ← (M)	(W) →	Moves the contents of M to the address referenced by DH and Rn	
MVRS	M	I	Move M addressed by Rn to M	1	0	0	0	-	•	Ы			JG			Æ	_	M ← [DH, Rn]	H, Rn]	Moves the contents of the memory location referenced by DK and An to M	
MVSR	M1	W2	Move M to M	1	0	0	-	0		苦			Pt.			DL2	2	[DH.DC1]	[DH.DL1] ← [DH.DL2 ]	Moves the contents of memory location 2 to memory location 1	
WM	¥	-	Move I to M	-	0	0	-			HO			占			-		1 → M		Moves the immediate data to M	
PL	W	ı	Load M to PLL registers	-	0	0	-	1	0	舌			75			Æ	_	PLLr ← (M)	(W)	Moves the contents of M to the PLL registers	

Manage	8	Operand	Operation	İ						¥	Instruction format	format						3	1	į
	ħ	2nd		915	46	D13	2112	돌	96	g	2	70	8	8	04 03	20	01 00	NGC1008	רפניבולונים	With condition
												'	Brit tes	test instructions	fions					
TMT	M	2	Test bits of M and skip if true	1	0	-	•	6	-	품			占			Z	_	Skip if M(N) = all 1	Tests the bits of memory location M specified by N. Skips d all bits are logic 1	All bits specified = 1
TMF	M	2	Test bits of M and skip if false	-	0	-	0	-	-	舌			ᆸ			2		Skip if M(N) = all 0	Tests the bits of memory location M specified by N. Skips if all bits are logic 0	All bits specified = 0
												Jump	amd sul	broutine	Jump and subroutine instructions	ans				
JMP	Φ	ADOR	Jump to address	-	0	-	-					ADD	ADDR (12 bits)	bits)				PC ← ADDR	Jumps to the address specified by ADDR	
CAL	ADDR		Call subroutine	-	-	0	0					A <sub>D</sub> O	ADDR (12 bits)	gijs)				Stack ← (PC) + 1, PC ← ADDR	Jumps to the subroutine specified by ADDR	
RT			Return from subroutine		-	8	-	•	-	-	0	l °		0	-	8	•	PC ← stack	Returns from a subroutine	
				1	1			1		1	1	-	Rag test	st instructions	- Sin or si		-			
МШ	Z		Test timer flip-flop	-	-		-	-		-			-	0		2		Skip if timer F/F = 0	Tests the timer flip-flop and skips if zero	Timer F/F = 0
TUL	z		Test PLL ftip-flop	-	-			0	-	-	-	-	-	0		2		Skip if PLL F/F = 0	Tests the PLL-unlocked flip-flop and skips if zero	PLL F/F = 0
											ä	atus reg	ister te	all all	Status register test and set instructions	ctions				
æ	×		Set status register bits	1	-	0	-		-	0	-	0		0 0		2		(Status register 1) N ← 1	Sets the bits of the status register specified by N	
RS	N		Reset status register bits	-	-	0		-	-	0	-	0		0	<u> </u>	2		(Status register 1) N ← 0	Resets the bits of the status register specified by N	
TST	z		Test status register bits and skip if true	-	-	0	-	-	-	-		0		0		Z		Skip if (status register 2) N = all 1	2) Tests the bits of status register 2 specified by N. Skips if all bits are 1	All bits specified = 1
TSF	Z		Test status register bits and skip if false	-	+	0	-	-	-	-	-		6	0	_	2		Skip if (status register N = all 0	2) Tests the bits of status register 2 specified by N. Skips if all bits are 0	All bits specified = 0
											l	کشا	Bank select	ect inst	instruction					
BANK			Select bank	-	-	•	-	0	0	8		0 0		0 0	0	0	0	BANK ← B	Selects one of four memory banks	
•				Ì	Ì	ļ						Ē	put/out	Input/output instructions	uctions					
63	Σ	-	Move data to LCD segments	-	-	-	•	0		품			占			DIGIT	<b>=</b>	1CD (01GIT) ← 1	Loads the immediate data directly to the LCD driver	,
වු	æ	-	Move 7-segment data to LCD	-	-	-	•	0	-	吾			占			DIGIT	Ħ	LCD (DIGIT) ← PLA	Converts the immediate data to 7-segment format using a PLA then transfers it to the LCD driver	
Z	Σ	ď	Move port data to M	-	-	-	0	-	0	품			ద			۵	_	M ← (part (Pn))	Moves the data from input port Pn to M	
				1		1	1	1			1				-					

	Oper	Operand	Omeration							듍	Instruction format	format							1	Perceinfor	130 140 140 140 140 140 140 140 140 140 14
	1st	рыг	operation	МS	<b>D14</b>	D13	25	110	8	25	2	70	28	8	04	8	D2 D1	1 00	1101701	unduran.	
DUT	Σ	Ь'n	Move data to port	-	-	-	0	-	-	동	<u> </u>		ద	,			۵		(Port (Pn)) ← M	Moves the contents of memory location M to port Pn	
885	Pa	z	Set port bits	-		-	-	6	-		-		۔		ļ		z		(Port (Pn)) N ← 1	Sets the bits of port Pn, specified by N, to logic 1	
RP8	Æ	N	Reset port bits	-	-	-	-	0	-	0	-		ь.				Z		(Port (Pn)) $N \leftarrow 0$	Sets the bits of port Pn, specified by N, to logic 0	
ТРТ	Æ	æ	Test bits of port and skip if frue	1	-	-	-		0	-	-		4				Z		Skip if (port (Pn)) N = all 1	Tests the bits of port Pn specified by N. Skips if all bits are logic 1	All bits specified = 1
TPF	Pn	2	Test bits of port and skip if false	-	'	-	-	-	-	-	-		۵				æ		Skip if (port (Pn) N = all 0	Tests the bits of port Pn specified by N. Skips if all bits are logic 0	All bits specified = 0
						1		}	}			Š	Yessal C	Universal counter instructions	instruct	SE SE					,
SIN	_		Set UCCW1	-	-	-	0	-	-	-	-	-		-	-		-		UCCW1 ← 1	Sets the universal counter flag 1	
ໝາ	_		Set UCCW2	0	0	0	0	0	0	-	-	-	0	-	6		_		UCCW2 ← 1	Sets the universal counter flag 2	
												2	liscellan	Miscellaneous instructions	etruction	<u>u</u>					
) H			Port F direction control	0	0	0	-	0	0	0	0	0	0	0	0		Z		FPC latch ← N	Defines the direction of individual pins of port F. If a bit in the port F direction register is set by FPC, the corresponding pin of port F becomes an output.	
CKSTP			Stop clack	0	0	0	1	0	0	0	-	0	0	0	0	0	0 0	0	Stop clock if HOLD = 0	Stops the processor clock if $\overline{\text{HOLD}} = 0$	
DAC	_		Move data to DAC registers	0	0	0	0	0	0	+	0	0	0	0	0		_		DAC <sub>r</sub> ← I	Loads the immediate data to the DAC registers	
NOP			No operation	0	0	0	0	0	0	0	0	0	0	0	0					No operation	

## **MASK OPTIONS**

Parameter	Options
Matchdon timer (MDT)	Yes
watching limet (WDT)	No
Pull-down resistors on port A (the keypad matrix input port)  Instruction cycle time  S1 to S23 configuration	Yes
run-down resistors on port A (the keypad matrix input port)	No
	2.67 µs
Instruction cycle time	13.33 µs
	40.00 µs
S1 to S22 configuration	LCD driver output port
or to ozo comiguration	General-purpose output port

## **DEVELOPMENT SYSTEM**

The LC7233 development environment is shown in figure 1. It uses an LC72EV32 evaluation chip mounted on a TB-72EV32 target board and a multifunctional emulator (RE32), which is controlled by a personal computer, to provide full debugging facilities.




Figure 1. Development system